Hiring.Camp

Package Design Engineer

Broadcom

·

6 days ago

Location
Singapore-Yishun
Type
Full-time
Department
Engineering
Education
Master
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is seeking an experienced package design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and RF/microwave communications A/D-D/A converters (ADC & DAC).  You will be part of a worldwide R&D team developing high-performance package designs for ASICs used in artificial intelligence (AI), networking, high-performance computing (HPC), and 5G base stations.  These designs include SerDes at 200G and higher, RF/Microwave ADC/DAC, DDR, HBM, and more.  You'll have the opportunity to collaborate with the team to create the package structures needed to enable new design.

 

RESPONSIBILITIES:

  • Overall design responsibility for ASIC package designs (layout/routing), including aspects of impedance matching, crosstalk, signal integrity, power integrity, manufacturability, reliability, and thermal, in partnership with our experienced team of package engineering experts.

  • Package Design of critical high frequency/datarate structures for SerDes, ADC/DAC, DDR, HBM, etc.

  • Schedule, prioritize, & track your work across multiple projects simultaneously

  • General flip-chip BGA package design & engineering

 

EDUCATION/EXPERIENCE & REQUIREMENTS:

  • B.Eng (EE/EEE) or similar field  and 5+ years’ experience in flip-chip-BGA package design, including high-speed SerDes

  • M.Eng (EE/EEE) or similar field and 3+ years’ experience in flip-chip-BGA package design, including high-speed SerDes

  • Knowledge of package-level signal integrity and power integrity, to apply to package designs

  • Cadence APD (allegro package designer) experience is preferred. Equivalent tools will also be considered.

  • Cooperate with our world-wide team (multiple time zones), including co-design with internal team members and external (Vendor) designers. 

  • Good organizational and task management skills to manage multiple package design projects.

 

PREFERRED EDUCATION/EXPERIENCE & REQUIREMENTS:

  • B.Eng (EE/EEE)  or similar field  and 8+ years’ experience in flip-chip-BGA package design, including high-speed SerDes preferred.

  • M.Eng (EE/EEE) or similar field and 6+ years’ experience in flip-chip-BGA package design, including high-speed SerDes preferred.

  • Experience with 2.5D and 3DIC packages is highly advantageous.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Similar Jobs

30

Package Design Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America +2 · Remote, Onsite

1 week ago

Package Design Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America +2 · Remote, Onsite

1 month ago

Package Design Engineer

Teledyne · Spain- Sevilla (TDY) +1

5 months ago

Package Design Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America +2 · Remote, Onsite

9 months ago

Package Design Staff/Sr.Staff Engineer

Marvell · IN - Bangalore, India

5 days ago

Package Design Principal Engineer

Marvell · IN - Bangalore, India

5 days ago

Staff Package Design Engineer- experienced in package development of power SiP/module

Renesas Electronics · Zhubei, Taiwan

1 week ago

Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging

Amazon

1 week ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Kaohsiung, Kaohsiung City, Taiwan

2 weeks ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Suzhou, Jiangsu, China

2 weeks ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Shanghai, Shanghai, China

2 weeks ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Taichung, Taichung City, Taiwan

2 weeks ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Taipei, Taiwan

2 weeks ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die ( Experienced in Power or Gan is requried )

Renesas Electronics · Zhubei, Taiwan

2 weeks ago

Staff Package Design Engineer - Cu FSM/BGBM/Bumping 封装设计专家

Renesas Electronics · Suzhou, Jiangsu, China

2 weeks ago

Staff Package Design Engineer - Cu FSM/BGBM/Bumping 封装设计专家

Renesas Electronics · Shanghai, China

2 weeks ago

Staff Package Design Engineer - Substrate 封装设计专家(基板方向)

Renesas Electronics · Suzhou, Jiangsu, China

2 weeks ago

Staff Package Design Engineer - Substrate 封装设计专家(基板方向)

Renesas Electronics · Shanghai, Shanghai, China

2 weeks ago

Senior Staff Engineer Package Design (w/m/div) Leistungshalbleitermodule

Infineon · Warstein, NRW,DE, DE

2 weeks ago

Substrate IC Package Layout Design Engineer

Etched · San Jose · Onsite

2 weeks ago

Senior Staff Package Design Engineer

Renesas Electronics · Tempe, Arizona, United States

2 weeks ago

Staff Package Design Engineer

Vishay · Kaohsiung Mosfets, TW, Taiwan

3 weeks ago

Principal Package Design Engineer

Renesas Electronics · Austin, TX, United States · Hybrid

3 weeks ago

Principal Package Design Engineer

Renesas Electronics · San Jose, CALIFORNIA, United States · Hybrid

3 weeks ago

IC package design engineer

Cisco · ISR-CAESAREA, Israel +1 · Hybrid

1 month ago

Senior Engineer - IC Package Design

Qualcomm · Bengaluru, KA,IN, IN

1 month ago

Senior Package Design Engineer

Renesas Electronics · Bengaluru, KA, India · Hybrid

1 month ago

Senior IC Package Design Engineer - TeraWave

Blueorigin · CA - Remote, United States of America +2 · Remote, Onsite

1 month ago

Package Design Methodology Engineer

Nvidia · Santa Clara, CA,US, US +2 · Remote

1 month ago

Package Design Methodology Engineer

Nvidia · US, CA, Santa Clara, United States of America +2 · Remote

1 month ago