Hiring.Camp

Senior RTL Design Engineer

SambaNova Systems

·
Location
Austin, Texas, United States; San Jose, California, United States · Austin, TX · San Jose, CA
Type
Full-time
Department
Engineering
Seniority
Senior
Experience
5+ years
Education
PhD

Description

The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.

SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.

About the team About the role

The RTL design team builds the compute datapath, on-chip network, and memory subsystems inside SambaNova's RDU AI accelerator. Their work spans microarchitecture through tape-out: RTL implementation, PPA trade-offs, quality gates like lint, CDC, and LEC, and timing closure with 

About the role

SambaNova RTL Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs behind our AI acceleration systems. You'll own blocks within a larger subsystem, contributing sections of the microarchitecture specification, writing and debugging the RTL, and carrying your blocks through implementation, tape-out, and silicon bring-up. You'll work alongside principal engineers, architects, design verification, and physical design, and take on larger blocks as you build depth in our architecture

Required Qualifications

  • B.S. in Electrical Engineering, Computer Engineering, or Computer Science
  • 5+ years of experience in ASIC RTL design
  • Solid foundation in computer architecture and digital logic design
  • Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs
  • Experience making design decisions that trade off power, performance, and area
  • Knowledge of industry-standard interconnects and protocols including AXI, PCIe, Ethernet, and HBM or DDR
  • Experience with digital logic synthesis tools and static timing analysis
  • Proficiency with industry-standard tools for linting, clock domain crossing, and logical equivalence checking
  • Experience implementing SystemVerilog Assertions to check design intent
  • Familiarity with tools and simulators for hardware performance analysis and tuning
  • Familiarity with Git for managing release cycles
  • Scripting skills in Python and Linux shell

Preferred Qualifications

  • M.S. or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Science
  • Exposure to a full ASIC development cycle through tape-out and production silicon
  • Interest in or knowledge of AI workload acceleration techniques
  • Experience with low-power design techniques such as clock gating and DVFS at advanced process nodes
  • Exposure to emulation or FPGA prototyping platforms for pre-silicon validation

Base Salary Range:

Base Pay Range
$120,000—$200,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Skills

PythonLinuxGitPrototyping

Similar Jobs

30

SR RTL DESIGN

Micron·Boise, Idaho

6mo ago

SR RTL DESIGN

Micron Technology·Boise, Idaho

ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr)

Qualcomm·Bengaluru, Karnataka

1w ago

RTL Design (NPU) - Sr Lead

Qualcomm·Bengaluru, Karnataka

1w ago

Senior Engineer, RTL Design, AI Hardware

Tenstorrent·Belgrade, Central Serbia·Hybrid

1w ago

Senior RTL Design Engineer

Efficient Computer·Austin, Texas +1

3w ago

Senior Rtl Design Engineer Tpu

Google

Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions·Los Angeles, California·Hybrid, Onsite

4w ago

Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions·Los Angeles, California·Hybrid, Onsite

4w ago

Senior Digital IC Engineer — RTL Design & Verification

Visibl Semiconductors·Remote

1mo ago

Senior Engineer - IC Design (RTL AMS)

Silicon Labs·Hyderabad, Telangana

1mo ago

Senior Principal Engineer, Physical Design Methodology & RTL-to-GDS Architecture

Sifive·Bengaluru, Karnataka

2mo ago

Senior Staff RTL Design Engineer - Haifa or Hod HaSharon

Qualcomm·Haifa, Israel

2mo ago

Senior ASIC RTL Design Engineer

Arrow·Ahmedabad, Gujarat +2

2mo ago

Senior CPU RTL Design Engineer

Intel·Hillsboro, Oregon +1

2mo ago

Senior CPU RTL Design Engineer

Intel·Hillsboro, Oregon +1

2mo ago

RTL Design Engineer, Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

RTL Design Engineer, Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

CPU RTL Design Engineer (Senior/Staff) - Cambridge, UK

Qualcomm·Cambridge, England

2mo ago

Senior SOC Clocks RTL Design Engineer

Nvidia·Illinois, US

3mo ago

IP RTL Senior Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

3mo ago

IP RTL Senior Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

3mo ago

Sr Principal ASIC / RTL Design Engineer

onsemi·Brno, South Moravian

3mo ago

Senior/Staff Front-End Design Engineer (RTL Design - RiscV)

Bitdeer Technologies Group·Singapore

4mo ago

RTL Design - SrLead/Sr Staff

Qualcomm·Bengaluru, Karnataka

4mo ago

Senior RTL Engineer, Interconnect Design

Openai·San Francisco, California·Hybrid

4mo ago

RTL Design (GPU)-Sr Lead

Qualcomm·Bengaluru, Karnataka

5mo ago

CPU RTL Design Engineer, Senior/Staff - Cork, Ireland

Qualcomm·Cork, Munster

5mo ago

CPU RTL Design - Sr Eng/Lead/Staff/Sr Staff

Qualcomm·Bengaluru, Karnataka

5mo ago

PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |

Eliyan·Bay Area·Onsite

5mo ago