Hiring.Camp

Design Verification Intern

Marvell

·

Yesterday

Location
VN - Da Nang, Vietnam
Type
Internship
Department
Design
Seniority
Internship
Education
Master
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Marvell Central Engineering (CE) develops Marvell's most advanced high-speed SerDes (HSS) and die-to-die (D2D) IP. These IPs power AI and cloud data center infrastructure, including custom silicon (XPU and attach), switching, storage, and optical interconnect. As the engine of the company, Central Engineering provides the foundational technology behind Marvell's business units.

The AMS COMPHY team in Da Nang is part of CE's Analog & Mixed-Signal (AMS) organization. The team develops COMPHY, Marvell's multi-protocol SerDes PHY, in leading-edge TSMC nodes from 5nm and 3nm to 2nm and beyond.

This is more than a typical internship. It is a launchpad for your career. You are expected to build your technical skills and also adopt Marvell's core behaviors and working culture, which drive innovation and help us lead the industry.

What You Can Expect

As a Design Verification Intern, you will help verify IP designs before tape-out, learning modern verification methodology on real silicon-bound projects. Your responsibilities will include:


  • Read and understand design specifications, and help create test plans and coverage plans.
  • Study the existing coverage group definitions and test cases, then write new tests, including constrained-random tests, to improve coverage.
  • Run simulations, understand how the block under test operates, and debug failures.
  • Work toward coverage improvement and closure.
  • Contribute to improvements in the DV strategy, flow, and scripts.
  • Collaborate with design engineers to resolve issues, and document your verification results.

What We're Looking For

  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Electrical & Computer Engineering (expected to graduate in 2027 or 2028)
  • Familiar with Verilog and SystemVerilog.
  • Good English.
  • Strong debugging and problem-solving skills, and the ability to work well in a team.

Nice to Have

  • Knowledge of UVM.
  • Experience with scripting languages such as Python or Perl, and a Linux working environment.
  • Understanding of digital design fundamentals and mixed-signal design concepts.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-HP1

Skills

PythonPerlLinux

Similar Jobs

30

Design Verification Intern

Renesas Electronics·Duluth, GEORGIA·Hybrid

3d ago

Design Verification - Intern

Marvell·IL - Petah Tikva, Israel

1w ago

Design Verification Intern

Ambiqmicroinc·Singapore

1w ago

Design Verification Intern

Marvell·IL - Petah Tikva, Israel +1

2w ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1d ago

PCIe Design Verification Intern - Spring 2027

Nvidia·Santa Clara, CA

3d ago

PCIe Design Verification Intern - Summer 2027

Nvidia·Austin, TX

3d ago

PCIe Design Verification Intern - Spring 2027

Nvidia·Santa Clara, CA

3d ago

PCIe Design Verification Intern - Summer 2027

Nvidia·Austin, TX

3d ago

VLSI Design Verification Internship

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin·Remote, Hybrid

5d ago

Hardware (PCBA) Design and Verification Intern (Winter 2027 - 4 Months)

Ciena·Canada- Ottawa- 383 Terry Fox- Bldg C

1w ago

Hardware (PCBA) Design and Verification Intern (Winter 2027 - 4 months)

Ciena·Canada- Ottawa- 383 Terry Fox- Bldg C

2w ago

FY27 Intern - MSIP Digital Design Verification Engineering Internship - Canada (16 months)

Qualcomm·Toronto, ON

3w ago

FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)

Qualcomm·Markham, ON

3w ago

Internship - Analog Mixed-Signal Design Verification Engineer

Infineon·Andover, MA

1mo ago

Design Verification Intern, BS - Summer 2027

Marvell·US-CA - Santa Clara, US +4

1mo ago

Design Verification Intern, MS - Summer 2027

Marvell·US-CA - Santa Clara, US +4

1mo ago

ASIC Design and Verification Intern, SOC - 2027

Nvidia·China, Shanghai

1mo ago

Design Verification Intern, BS - Summer 2027

Marvell·US-CA - Santa Clara, US +4

1mo ago

Design Verification Intern, MS - Summer 2027

Marvell·US-CA - Santa Clara, US +4

1mo ago

ASIC Design and Verification Intern, SOC - 2027

Nvidia·Shanghai, CN

1mo ago

Short Term 2027 Hardware Design Verification Engineering Intern/Co-Op

Campuscanada Amd·MARKHAM, ON·Hybrid, Onsite

1mo ago

Short Term 2027 Hardware Design Verification Engineering Intern/Co-Op

Campuscanada Amd·VANCOUVER, BC·Hybrid, Onsite

1mo ago

Summer 2027 Long Term Hardware Design Verification Engineering Intern/Co-Op

Campuscanada Amd·MARKHAM, ON·Hybrid, Onsite

1mo ago

Design Verification Engineer (RDSS Intern)

Nvidia·Taiwan, Hsinchu

1mo ago

Design Verification Engineer (RDSS Intern)

Nvidia·Hsinchu, TW

1mo ago

Design Verification Engineer Intern

Micron Technology·Tlaquepaque, MX

1mo ago

Design Verification Engineer Intern

Micron·Jalisco, Mexico

1mo ago

Intern - Design Verification Infrastructure Engineer - Platform

Sifive·Santa Clara, CA +3

2mo ago

Intern - Design Verification Infrastructure Engineer - Platform

Sifive·Santa Clara, CA +3

4mo ago