Hiring.Camp

IP Design Verification Engineer

Intel

·

Today

Location
MYS - Penang, Malaysia
Type
Full-time
Department
Engineering
Experience
6+ years
Education
PhD
Source
Workday

Description

Job Details:

Job Description: 

Your work will involve collaborating with architects, RTL developers, and physical design teams to validate complex architectural and microarchitectural features. Through your expertise, you will ensure the robustness of Intel's IP designs, delivering critical contributions to the broader goals of Intel's success. Key Responsibilities - Own RTL validation for functional and/or DFx (design for test/debug). - Define verification strategies, methodologies, and detailed test plans for effective RTL validation. - Create Bus Functional Models (BFM) to interface with the IP, monitor transactions, and verify protocol compliance. - Implement and execute test cases, assertions, and functional coverage using System Verilog, ensuring alignment with verification plans. - Set up and perform gate-level simulations (GLS) to verify asynchronous and multi-cycle paths. - Debug test failures in RTL and GLS environments, identifying root causes and implementing corrective measures. - Analyze functional and code coverage metrics to identify gaps and achieve full verification coverage. - Automate pre-silicon validation flows by creating tools or scripts, leveraging programming languages such as Tcl, Tk, Perl, or Python. - Collaborate with system and SoC teams on IP integration, ensuring smooth integration and resolving all related issues. - Maintain and enhance verification methodologies, contributing to the improvement of validation infrastructure.

Qualifications:

Minimum Qualifications - Bachelor's or advanced degree in Electrical Engineering, Computer Engineering, or a related discipline. - 6+ years of experience with a Bachelor's degree, 4+ years with a Master's degree, or 2+ years with a PhD. - Strong proficiency in System Verilog and verification methodologies such as OVM and UVM. - Expertise in DDR protocols, particularly LPDDR5 and DDR5, with experiences covering all stages of validation from specifications to coverage. - Skilled in RTL validation, logic design, DFx concepts, and IP microarchitecture debug methodologies. - Experience with industry-standard verification tools such as VCS, DVE, Verdi, or similar tools. - Familiarity with UNIX environments and fluency in shell scripting and C programming. Preferred Qualifications - Advanced problem-solving skills with the ability to debug simulation failures and resolve formal verification challenges. - Proficiency in automating verification processes using Tcl, Tk, Perl, and Python to improve efficiency and scalability. - Strong oral and written communication skills, with the ability to work effectively with cross-functional teams and global partners. Join us in pushing the boundaries of technology and innovation. Your contributions will help shape the future of computing at Intel. Apply today and become a part of our journey to create world-changing technologies.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (Malaysia)

Primary Location: 

Malaysia, Penang

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Skills

PythonPerlCompliance

Similar Jobs

29

[EMN] Senior IP Design Verification Engineer

Robert Bosch · Ho Chi Minh City, Vietnam

5 days ago

Infra IP Design Verification Sr Lead Engineer

Qualcomm · Bengaluru, KA,IN, IN

1 week ago

Senior IP Design Verification Engineer - XBAR IP

Nvidia · Bengaluru, KA,IN, IN · Remote, Hybrid

1 week ago

Senior IP Design Verification Engineer - XBAR IP

Nvidia · India, Bengaluru · Remote, Hybrid

1 week ago

Principal Modem PHY IP Design Verification Engineer - Terawave

Blueorigin · TX - Remote, United States of America +2 · Remote

3 weeks ago

Infra IP Design Verification Sr Lead Engineer

Qualcomm · Noida, UP,IN, IN

3 weeks ago

SoC/IP Design Verification Engineer

Intel · MEX - Zapopan, Mexico +1

3 weeks ago

SoC/IP Design Verification Engineer

Intel · MEX - Zapopan, Mexico +1

3 weeks ago

Senior USB IP Design Verification Engineer

Intel · MYS - Penang, Malaysia +1

1 month ago

Senior USB IP Design Verification Engineer

Intel · MYS - Penang, Malaysia +1

1 month ago

Camera IP Design Verification - Staff Engineer

Qualcomm · Bengaluru, KA,IN, IN

1 month ago

Senior IP Design Verification Engineer - XBAR IP

Nvidia · Bengaluru, KA,IN, IN · Remote, Hybrid

2 months ago

Senior IP Design Verification Engineer - XBAR IP

Nvidia · India, Bengaluru · Remote, Hybrid

2 months ago

IP Design Verification Engineer

Samsung · SSIR, Goldstone, Bangalore, India

3 months ago

IP Design Verification Engineer

Intel · MYS - Penang, Malaysia

3 months ago

IP Design Verification Engineer

Intel · MYS - Penang, Malaysia

3 months ago

Engineer IP Verification - Digital Design Verification

Micron Technology · Hyderabad, TS,IN, IN

1 month ago

Engineer IP Verification - Digital Design Verification

Micron · Hyderabad - Phoenix Aquila, India

1 month ago

IP SMMU Design Verification Staff Engineer

Qualcomm · Bengaluru, KA,IN, IN

1 month ago

Senior Design Verification Engineer - Interconnect IP

Nvidia · Shanghai, Shanghai,CN, CN

1 week ago

Senior Design Verification Engineer - Interconnect IP

Nvidia · China, Shanghai

1 week ago

Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel

Qualcomm · Haifa, Haifa District,IL, IL

1 month ago

Senior Chip Design Verification Engineer, Port IP Group

Nvidia · Tel Aviv-Yafo, Tel Aviv District,IL, IL

2 months ago

Senior Chip Design Verification Engineer, Port IP Group

Nvidia · Israel, Tel Aviv

2 months ago

Design Verification Engineer - Internal IP

Etched · Austin · Onsite

4 months ago

Design Verification Engineer - Interface IP

Etched · Austin · Onsite

4 months ago

Design Verification Engineer - Interface IP

Etched · San Jose

11 months ago

Design Verification Engineer - Internal IP

Etched · San Jose

1+ year ago

Lead Digital design and verification for MixSignal IP/Subsystem

Job Listings · Noida, India +1

1 month ago