- Location
- Richardson, TX,US, US
- Type
- Full-time
- Department
- Engineering
- Source
- Eightfold
Description
Req ID:
JR110753 New College Grad - Mixed Signal Design Engineer, HBM (Evergreen)
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Memory Systems Engineering team develops the digital and mixed-signal foundation that enables Micron's High Bandwidth Memory (HBM) products. The team works across architecture, PHY, design verification, DFT, and silicon validation functions to deliver innovative memory solutions that achieve demanding performance, power, and reliability targets.
In this role, you'll receive mentorship from expert engineers while building expertise in sophisticated memory technologies. You will also contribute to the definition, implementation, integration, and validation of HBM base-die digital subsystems. You will collaborate with cross-disciplinary engineering groups to develop robust RTL solutions, support verification activities, and help ensure successful first-pass silicon execution. This position provides an opportunity to gain broad exposure to memory system design, silicon development methodologies, and AI-enabled engineering workflows.
###
### Responsibilities
- Define and implement digital micro-architecture for HBM base-die subsystems, including channel support logic, boot and initialization sequencing, training orchestration, configuration and status registers, telemetry, performance monitoring, and reliability features.
- Translate system requirements into timing, power, and area objectives while partnering with physical layer and system architects; develop and maintain interface specifications for bus protocols, clock-domain crossings, and reset architectures.
- Develop, integrate, and debug synthesizable SystemVerilog RTL, including multi-channel logic, interrupt handling, register maps, scan infrastructure, and design-for-test interfaces while supporting integration and ECO activities.
- Work alongside design verification teams to build verification strategies, reach coverage goals, perform CDC/RDC analysis, and resolve RTL, testbench, and gate-level issues.
- Support silicon bring-up and post-silicon validation through debug enablement, root-cause analysis, and partnership with DFT and test engineering teams; leverage AI-Assisted and AI-Enabled tools to improve engineering productivity, debug efficiency, and data-driven analysis.
### Minimum Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- Experience with digital design, SoC integration, or semiconductor development through academic projects, internships, research, or industry experience.
- Solid understanding of SystemVerilog RTL development, clock and reset architectures, CDC/RDC methodologies, and low-power design concepts.
- Understanding of design-for-debug and design-for-test principles and the ability to collaborate effectively within multi-functional engineering teams.
- Experience working in AI-Assisted or AI-Enabled environments, or demonstrated willingness to apply AI tools to support engineering workflows, debug activities, and technical analysis.
### Preferred Qualifications
- Exposure to post-silicon validation, silicon bring-up, or structured hardware debug methodologies.
- Familiarity with scan, MBIST, LBIST, or related test and debug architectures.
- Experience contributing to verification planning and partnering with design verification teams to achieve functional and code coverage objectives.
- Knowledge of micro-architecture optimization, timing closure concepts, and design tradeoffs related to constraints and path intent.
- Experience Applying AI, Employing AI, or Using AI for data analysis, debug automation, productivity enhancement, or performance optimization within semiconductor design environments.
Job Profile(s):
Systems Design Engineer 1 - Systems Design Engineer 2
Relocation Level: TBD
Before Getting Started
Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:
- Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
- If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)