Hiring.Camp

Senior ASIC Design Engineer

Job Listings

·

Jan 29, 2026

Apply
Location
Pune, India
Type
Full-time
Department
Engineering
Seniority
Senior
Experience
3+ years
Source
Workday

Description

We are part of a great team within NXP that delivers the industry’s first tri-radio chip. Please visit our recent announcement: NXP Advances IoT Connectivity with Industry’s First Secure Tri-Radio Device | NXP Semiconductors

We have a senior level ASIC design engineer opening. Will you be interested in working on cutting-edge wireless technology that will be the backbone of future connected lifestyle? Do you like to work with a group of passionate and talented engineers to tackle the most crucial tasks leading to the next-generation of innovations? Are you ready for a career move that could make a bigger impact to the team’s success?

Our team focuses on wireless MAC controllers and system level development for wireless products, with a heavy focus on design and verification to accommodate new customer requested features and new standard specification feature developments. This is a great opportunity to work on wireless related product development with the best-in-class performance, area and lower power.

Your Responsibilities:

  • Working in full ASIC design cycle ranging from micro architecture design, RTL coding, verification, synthesis, FPGA prototyping, and silicon bring-up.
  • IP/SoC verification in C/C++, System Verilog, and UVM environment.
  • Support of IP delivery, FPGA prototyping and silicon validation.
  • Solving complex design and verification problems with your innovative ideas.

Your Profile Preferred:

  • MSEE with 3+ years of experience with working knowledge in Bluetooth, IEEE 802.15.4, wireless or other networking controller design and implementation.
  • Micro-architecture, Verilog RTL coding, and IP/SoC verification.
  • Familiar with ASIC design concept and design flow: HW/SW co-simulation, synthesis, Lint/CDC, and formal verification.
  • Fluent in C/C++, System Verilog, and UVM.
  • Familiar with SVA assertion and coverage driven verification.
  • Familiar with Perl, Python, shell script, and Tcl.
  • Small area and low power design experience.
  • SOC integration experience.
  • Complete product cycle experience from specification to production.
  • Hands-on lab experience on FPGA validation and post-silicon bring-up.
  • Excellent communication and report documentation skills.

NXP’s Wireless Connectivity team has an open and inclusive work environment that promotes excellence, innovation, collaboration, and integrity. An expanding business comes with tremendous career opportunities which will challenge and grow your talents. If you are ready to start the next chapter of your career in the wireless area, you don’t want to miss this opportunity to join a world leader in this technology.


More information about NXP in India...

#LI-29f4

Skills

PythonPerlSOCPrototyping

Similar Jobs

30

Senior Engineer-ASIC Design Verification

Micron·Hyderabad, Telangana

Today

Sr ASIC Design Verification Engineer, Low Power AI

Qualcomm·Markham, Ontario

4d ago

ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)

Boeing·US·Onsite

5d ago

Senior ASIC Design Engineer - Memory Subsystem

Nvidia·Santa Clara, California

6d ago

Senior ASIC Design Engineer - Memory Subsystem

Nvidia·Santa Clara, California

6d ago

ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr

Qualcomm·Bengaluru, Karnataka

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +3

1w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

1w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

1w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

1w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1w ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·Bengaluru, Karnataka·Hybrid

1w ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·Bengaluru, Karnataka·Hybrid

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

2w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

2w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

2w ago

ASIC Design Engineer, Senior

Positron·Toronto, Ontario +1·Remote

2w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·Canada

3w ago

Senior ASIC Design Engineer, GPU Core Pipeline IP

Nvidia·Bengaluru, Karnataka

3w ago

Senior ASIC Design Engineer, GPU Core Pipeline IP

Nvidia·Bengaluru, Karnataka

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

Senior ASIC Design Engineer

"Cornelis Networks, Inc."

3w ago

Senior ASIC Package Design Engineer

K2Spacecorporation·Seattle, Washington

1mo ago

Senior ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1mo ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago