Hiring.Camp

Principal DFT Engineer

SambaNova Systems

Location
Austin, Texas, United States; San Jose, California, United States · Austin, TX · San Jose, CA
Type
Full-time
Department
Engineering
Seniority
Lead
Education
Bachelor

Description

The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.

SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.

About the role

Sambanova is looking for a talented and motivated Principal Design for Test (DFT) Engineer to help us build state-of-the-art RDU chips for machine learning and artificial intelligence. We are looking for a highly hands-on engineer who will be responsible for DFT architecture and implementation, verification, ATPG, MBIST and silicon bring-up for complex high-performance chips

Responsibilities

Your responsibilities will include:

  • Define & implement block-level and SoC-level DFT architecture for large, hierarchical SoCs
  • Develop and maintain ATPG flows for stuck-at,  at-speed and advanced fault models.
  • Develop scripts and automation for DFT insertion, ATPG, coverage analysis, pattern generation, and debug.
  • Develop and maintain JTAG, IEEE 1500, and IEEE 1687/IJTAG infrastructure for internal test and debug access.
  • Generate production-quality ATPG and MBIST patterns and support deployment to ATE.
  • Work closely with STA and Physical Design teams on DFT timing closure
  • Support silicon diagnosis, failure localization, yield analysis, and manufacturing test optimization.

Required Qualifications

  • B.S. in computer science, computer engineering, or related field
  • 10+ years relevant industry experience
  • Deep understanding of scan insertion, scan compression, ATPG, MBIST, JTAG, and hierarchical DFT
  • Hands-on experience with Siemens Tessent tool flow (preferred) or equivalent industry standard DFT tools
  • Familiarity with cell-aware ATPG, small-delay defects, IEEE 1500, IEEE 1687/IJTAG, and low-power DFT is highly desirable
  • Strong understanding of advanced ATPG, silicon diagnosis, and failure localization methodologies
  • Experience with STA constraints & analysis for DFT modes & SDF simulations
  • Working knowledge of Verilog/System-Verilog simulators & waveform debugging

Preferred Qualifications

  • Experience with ATE pattern deployment and silicon bring-up 
  • Experience with multi-die/chiplet DFT, known-good-die test, or die-to-die interface testing
  • Experience with large compute, AI accelerator, or HPC SoCs

Base Salary Range:

Base Pay Range
$180,000$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. 

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Skills

Machine Learning

Similar Jobs

22

Principal Engineer , DFT

Renesas Electronics · Hyderabad, India

Today

Principal DFT Engineer

Cadence Design · BANGALORE 05, India

1 month ago

DFT Engineer, Principal

Qualcomm · Toronto, ON,CA, CA

1 month ago

Principal DFT Engineer

Analogdevices · India, Bangalore, RMZ

1 month ago

Principal DFT Engineer

Job Listings · Austin (Oakhill, Office), United States of America

2 months ago

Principal DFT Engineer

Asteralabs · Tel Aviv-Yafo, Tel Aviv District, Israel +2

2 months ago

Principal DFT Engineer

Job Listings · Pune, India

3 months ago

Principal DFT Engineer

Job Listings · Pune, India +1

5 months ago

DFT Principal Engineer

Marvell · IL - Petah Tikva, Israel +1

7 months ago

Principal Digital Engineer (DFT Design)

Renesas Electronics · Chandler, AZ, United States · Hybrid

6 days ago

Principal DFT Engineer (Silicon Engineering)

Spacex · Austin, TX +2

2 weeks ago

Principal DFT Engineer (Silicon Engineering)

Spacex · Palo Alto, CA +2

2 weeks ago

Principal DFT Engineer (Silicon Engineering)

Spacex · Irvine, CA +2

2 weeks ago

Senior Principal DFT Design Engineer

Cadence Design · AUSTIN 03, United States of America

3 weeks ago

Design for Test (DFT) Engineer, Principal

Positron · Remote (United States) · Remote

1 month ago

Principal DFT Engineer, HBM

Micron · Folsom, CA, United States of America

1 month ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

1 month ago

Principal Engineer – HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

2 months ago

Principal Engineer – HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

2 months ago

Principal SoC DFT Engineer

Nokia · United States, US · Hybrid

5 months ago

Principal Engineer - Design For Test (DFT)

Marvell · US-NC - Morrisville, United States of America

5 months ago

Principal DFT Design Engineer

Cadence Design · BANGALORE 05, India

1+ year ago