Hiring.Camp
This job is no longer accepting applications. Similar open roles are listed below.

Design Engineer I

Cadence Design

·

Aug 25, 2026

Salary
$89k – $165k
Location
CARY 02, United States of America
Type
Full-time
Department
Engineering
Experience
3+ years
Closing date
Sep 1, 2026
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…

As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.

A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.

Key responsibilities:

  • Define and implement SoC level DFT architecture for large and complex designs.
  • Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
  • Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
  • Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
  • Support post-silicon debug, failure analysis and yield learning.
  • Collaborate with RTL, verification, physical design and operation teams.

Qualifications:

  • BS degree
  • At least 3 years of hands-on experience in SoC DFT.

Must-have skills:

  • Strong expertise in SCAN, ATPG, MBIST.
  • Experience with pre-silicon validation and post-silicon debug.
  • Strong problem solving and debugging skills.
  • Ability to work effectively in a cross-functional engineering environment.

Good-to-have skills:

  • Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
  • Experience with IP-level DFT integration and reuse.
  • Exposure to low-power DFT considerations and complex clocking architectures.
  • Familiarity with manufacturing test flows and silicon yield improvement.

The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Skills

PythonPerl

Similar Jobs

30

Design Engineer I

Cadence Design·CARY 02, US

1d ago

Engineer I-Design

Microchip·PA - Allentown - Winchester Rd, US

4d ago

Engineer I-Design

Microchiphr·PA - Allentown - Winchester Rd, US

4d ago

Design Engineer I

Marvin·Kansas City, KS

3w ago

Design Engineer I

Rheem·Montgomery, AL

1mo ago

Design Engineer I

Default Brand·Lapu Lapu City, CE

2mo ago

Design Engineer I

Quanta·Houston, TX

2mo ago

Design Engineer I

All Quanta·Houston, TX

2mo ago

Design Engineer I

TPC Wire and Cable·Macedonia, OH·Hybrid

2mo ago

Design Engineer I

Vishay·Duluth, MN·Onsite

3mo ago

Design Engineer I

Cleveland Wheel and Brake Systems Career Page·Avon, OH

3mo ago

Design Engineer I

SWE Solutions·Chicago, IL

7mo ago

Design Engineer I

Jezerinac Group·West Palm Beach, FL +2

1y+ ago

Design Engineer I

GP&C·Houston, TX

1y+ ago

Design Engineer I

Employees Marvin·Kansas City, KS

1y+ ago

Design Engineer I

Unico·Pittsburgh, PA

1y+ ago

Engineer I - III (Road Design Engineer)

the South Dakota State Government·Sioux Falls, SD

Today

Design Engineer I - HVAC

Rheem·Montgomery, AL

3d ago

Electrical Engineer I OR Electrical Engineer II - Instrumentation & Control Design

Dukeenergy·Hartsville SC Robinson Plant Complexes, US·Onsite

4d ago

Mechanical Engineer I (Thermal Design)

Sierra Space Headquartered in C·Centennial, CO - CO_ARA +1

4d ago

Engineer -Distribution Engineering System Design G.R.I.D. Edge

Consolidated Edison·New York, NY

4d ago

Associate Engineer A -Distribution Engineering System Design G.R.I.D. Edge

Consolidated Edison·New York, NY

4d ago

Electrical Design Engineer I

Ttmtech·Farmingdale, NY

5d ago

Mission Design Engineer I

Sierra Space Headquartered in C·Centennial, CO - CO_ARA +1

6d ago

Design Engineer I - Water/Wastewater

Sherwood Design Engineers·San Francisco, CA

6d ago

New Graduate Project Engineer I - Transportation Design

Timmons Group·Raleigh, NC

6d ago

Senior Engineer I - Land Development Design

Soltesz·Lanham, MD

1w ago

Senior Engineer I - Land Development Design

Soltesz·Rockville, MD

1w ago

Design Assurance Engineer I

Integer·10000 Wehrle Clarence, NY

1w ago

FPGA/ Digital Design Engineer I - Onsite

RTX·US-MA-MARLBOROUGH-MA1 ~ 1001 Boston Post Rd ~ BLDG 1, US·Onsite

1w ago
Design Engineer I at Cadence Design • $89k – $165k | Hiring.Camp