Hiring.Camp

Design Engineer I

Cadence Design

·

Yesterday

Salary
$89k – $165k
Location
CARY 02, United States of America
Type
Full-time
Department
Engineering
Experience
3+ years
Closing date
Today
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…

As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.

A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.

Key responsibilities:

  • Define and implement SoC level DFT architecture for large and complex designs.
  • Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
  • Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
  • Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
  • Support post-silicon debug, failure analysis and yield learning.
  • Collaborate with RTL, verification, physical design and operation teams.

Qualifications:

  • BS degree
  • At least 3 years of hands-on experience in SoC DFT.

Must-have skills:

  • Strong expertise in SCAN, ATPG, MBIST.
  • Experience with pre-silicon validation and post-silicon debug.
  • Strong problem solving and debugging skills.
  • Ability to work effectively in a cross-functional engineering environment.

Good-to-have skills:

  • Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
  • Experience with IP-level DFT integration and reuse.
  • Exposure to low-power DFT considerations and complex clocking architectures.
  • Familiarity with manufacturing test flows and silicon yield improvement.

The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Skills

PythonPerl

Similar Jobs

30

Design Engineer I

Rheem · Montgomery, AL, United States, US

5 days ago

Design Engineer I

Building Communities & Careers · Chesterfield, MO, USA, United States of America · Hybrid

1 week ago

Design Engineer I

Default Brand · Lapu Lapu City, CE, Philippines

2 weeks ago

Design Engineer I

TPC Wire and Cable · Macedonia, OH · Hybrid

3 weeks ago

Design Engineer I

Quanta · ME, US

3 weeks ago

Design Engineer I

All Quanta · ME, US

3 weeks ago

Design Engineer I

Bennett & Pless · Raleigh, NC

4 weeks ago

Design Engineer I

Bennett & Pless · Addison, TX

4 weeks ago

Design Engineer I

Cimarron Trailers · Chickasha, OK

1 month ago

Design Engineer I

Vishay · Duluth, MN, United States of America · Onsite

1 month ago

Design Engineer I

Cleveland Wheel and Brake Systems Career Page · Avon, OH

2 months ago

Design Engineer I

Rheem · Montgomery, AL, United States, US

3 months ago

Design Engineer I

SWE Solutions · Chicago, IL

6 months ago

Design Engineer I

Jezerinac Group · West Palm Beach, FL +2

11 months ago

Design Engineer I

Corelab · France_Frepillon

11 months ago

Design Engineer I

GP&C · Houston, TX

1+ year ago

Design Engineer I

Unico · Pittsburgh, PA

1+ year ago

Design Engineer I, Electrical

Default Brand · Lapu Lapu City, CE, Philippines

Yesterday

Design Engineer I, Electrical

Default Brand · Lapu Lapu City, CE, Philippines

Yesterday

Control Design Engineer I - Sr Control Design Engineer I

Privacy Policy · Delta Star - East, 3550 Mayflower Drive, Lynchburg, Virginia, United States of America

Yesterday

ECAD Design Engineer I (Remote)

RTX · US-CA-EL SEGUNDO-E01 ~ 2000 E El Segundo Blvd ~ BLDG E01, United States of America

2 days ago

Engineer I – Analog / Mixed-Signal Design

Microchip · Germany - Dresden

2 days ago

Engineer I – Analog / Mixed-Signal Design

Microchiphr · Germany - Dresden

2 days ago

Design Engineer I - Comms

ScanSource · Greenville, SC

4 days ago

Design Engineer I - Structural

Walterpmoore · Ahmedabad, GJ, IN +1

5 days ago

Engineer I, Product Design

ICU Med · Southington, CT, United States, US · Onsite

6 days ago

Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)

Micron Technology · Boise, ID,US, US +1

6 days ago

Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)

Micron · Boise, ID - Main Site, United States of America +1

6 days ago

Facilities Engineering Design Mechanical Engineer I

Blueorigin · FL - Maintenance Support Facility, United States of America +2

6 days ago

Tooling Design Engineer I

RTX · US-CA-GOLETA-B03 ~ 75 Coromar Dr ~ BLDG B03, United States of America · Onsite

6 days ago