Hiring.Camp

ASIC Design Verification Engineer

Broadcom

·

Yesterday

Location
USA-CA Irvine Alton Parkway Bldg 2, United States of America · USA-CA San Jose Innovation Drive
Type
Full-time
Department
Engineering
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Would you like to conceive and develop leadership silicon technology for datacenter and other cloud operators?  Come join the team creating technology that fuels AI, and cloud mega data centers.  Be part of developing our next generation product in a series of high throughput Ethernet products that deliver unprecedented performance at critically important power efficiency.


We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations in a very dynamic market. You can become a member of an extremely skilled and efficient group of engineers working on PCIe and other host interfaces. This is a rare opportunity to be part of an emerging product line, the lead product for a new line of devices. The candidate will work with our worldwide design and architecture team, to develop a new world class device. All aspects of front end design will be involved, along with opportunities for technical leadership.


BSEE and 8+ years of industry experience in high speed communication chip architecture and RTL design or MSEE and 6+ years of industry experience.  Strong knowledge & background in either  ethernet controller or PCIe, is highly desired.  Hands-on experience in the ASIC design process; including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are required.  Must have strong communication and documentation skills and have scripting skills using either Python/Perl.  Must be a self-starter and a strong team player.


Open to hiring in Irvine, CA, San Jose, or Richmond BC, Canada.





Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills

PythonPerl

Similar Jobs

30

ASIC Design Verification Engineer, Amazon Leo

Amazon

4d ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

5d ago

ASIC Design Verification Engineer

Cisco·ARM-YEREVAN, Armenia·Onsite

1w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·US-CA - Santa Clara, US

2w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +2·Hybrid

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +2·Hybrid

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +2·Hybrid

3w ago

ASIC Design Verification Eng II Full Time - United States

Cisco·USA-SAN JOSE, US +1·Hybrid

3w ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·IND-BANGALORE, India·Onsite

3w ago

FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)

Qualcomm·Markham, ON

4w ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Santa Clara, CA +4·Remote

2mo ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Santa Clara, CA +4·Remote

2mo ago

ASIC Design Verification Engineer

Positron·Hybrid·Hybrid

2mo ago

Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm·Markham, ON

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Austin, TX +1

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Irvine, CA +1

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Palo Alto, CA

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Redmond, WA +1

3mo ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·Seattle, WA +1

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·Seattle, WA +1

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·United States - Remote·Remote

3mo ago

ASIC Design Verification Engineer, Technical Leader

Cisco·USA-SAN JOSE, US·Onsite

3mo ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·United States - Remote·Remote

3mo ago

ASIC Design Verification Engineer

Broadcom·USA-CA Irvine Alton Parkway Bldg 2, US +2·onsite

3mo ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin·TX - Remote, US +3·Remote

3mo ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin·TX - Remote, US +3·Remote

4mo ago

ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco·IND-BANGALORE, India·Onsite

5mo ago

ASIC Design Verification Engineer - 5 years to 13Years - Bangalore

Cisco·IND-BANGALORE, India·Onsite

5mo ago