Hiring.Camp

Sr Physical Design Engineer

Analogdevices

·

Jul 30, 2026

Apply
Location
India, Bangalore, RMZ
Type
Full-time
Department
Engineering
Source
Workday

Description

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

          

  • Own and drive full-chip and block-level PV signoff activities.
  • Perform and debug:
    • Design Rule Check (DRC)
    • Layout Versus Schematic (LVS)
    • Parasitic Extraction (PEX)
    • PERC/ERC checks
    • Antenna verification
    • Density and DFM checks
  • Analyze and resolve complex PV violations while maintaining schedule commitments.
  • Review and implement foundry rule deck updates.
  • Work with layout and design teams to achieve clean signoff.
  • Develop methodologies and automation to improve PV productivity and turnaround time.
  • Support tapeout readiness reviews and signoff documentation.
  • Perform Electromigration (EM) and IR Drop analysis on digital, analog, and mixed-signal designs.
  • Define power integrity verification strategies for blocks and full-chip designs.
  • Analyze static and dynamic IR drop issues and recommend corrective actions.
  • Debug EM violations and optimize power grid structures.
  • Correlate simulation results with design requirements and reliability specifications.
  • Collaborate with circuit, package, and PD teams for power delivery optimization.
  • Track and close reliability signoff requirements before tapeout.
  • Develop scripts and utilities using Python, Tcl, Shell, or SKILL to automate PV and EMIR flows.
  • Develop dashboards and reporting mechanisms for signoff metrics.
  • Drive continuous improvements in PV and EMIR methodology.
  • Interface with:
    • Physical Design teams
    • Layout teams
    • Circuit designers
    • CAD/EDA teams
    • Foundry support teams
  • Participate in design reviews, signoff reviews, and tapeout planning meetings.
  • Mentor junior engineers and provide technical guidance.

 

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Job Req Type: Experienced

          

Required Travel: Yes, 10% of the time

          

Shift Type: 1st Shift/Days

Skills

Python

Similar Jobs

30

Senior Physical Design CAD

Cisco·Israel +1·Hybrid

Today

Senior Staff Engineer, Physical Design

Renesas Electronics·Bengaluru, Karnataka·Onsite

4d ago

Sr. Physical Design Engineer, Annapurna Labs

Amazon

4d ago

Senior Applied Scientist, Superconducting Digital and Cryogenic Control Electronics,Center for Quantum Computing, Physical Design and Simulation, Enabling Technologies

Amazon

4d ago

Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon

4d ago

Sr. Physical Design Engineer, Annapurna Labs

Amazon

4d ago

Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Amazon

4d ago

Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon

4d ago

Sr. Physical Security Engineer, Data Center Design Engineering

Amazon

4d ago

Sr Staff CPU Server Physical Design Engineer

Qualcomm·Santa Clara, California

5d ago

Physical Design and Signoff, Sr. Principal AE

Cadence Design·US

5d ago

Senior Staff Manager, Physical Design

Marvell·Hsinchu, Taiwan

6d ago

NPU Physical Design Engineer (Lead/Staff/Sr Staff)

Qualcomm·Bengaluru, Karnataka

1w ago

Senior ASIC Physical Design Engineer

Niobium

1w ago

Senior Technical Lead - CPU Physical Design

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India

1w ago

Senior CAD Engineer – Physical Design Signoff

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India·Remote, Hybrid, Onsite

1w ago

Senior Technical Lead - CPU Physical Design

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India

1w ago

Senior CAD Engineer – Physical Design Signoff

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India·Remote, Hybrid, Onsite

1w ago

Senior GPU Physical Design Engineer

Intel·Hillsboro, Oregon +2

1w ago

Senior GPU Physical Design Engineer

Intel·Hillsboro, Oregon +2

1w ago

Senior Customer Support Engineer, Physical Design

Sifive·Bengaluru, Karnataka

2w ago

Senior DTCO Engineer, CPU Physical Design

Nvidia·Austin, Texas +3

2w ago

Senior DTCO Engineer, CPU Physical Design

Nvidia·Austin, Texas +3

2w ago

Senior Staff / Principal Engineer – SoC Physical Design

Qualcomm·Bengaluru, Karnataka

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago