Hiring.Camp

Principal, Design Verification Engineer, Secure Root of Trust

Marvell

·

Jul 3, 2026

Location
US-CA - Santa Clara, United States of America
Department
Engineering
Seniority
Lead
Education
PhD
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc.

What You Can Expect

In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development.
Activities may include:
• Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete.
• Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues.
• Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs.
• Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment.
• Unit and regression testing of software tools.

What We're Looking For

BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering, 10-12 years of relevant professional experience.
• Experience with System Verilog, UVM.


• Experience with writing a detailed test plan and building a sophisticated, directed, random-verification environment.

• Experience with scripting language such as Python or Perl and EDA Verification tools.
• Experience with Object-Oriented Design and implementation.
• Good understanding of Linux O.S.
• Good programming skills desired, especially C++ and ARM assembly.

• Experience verifying complex security-sensitive SoCs

  • Understanding of secure hardware architecture concepts
  • Root of Trust
  • Secure boot
  • Secure debug


Other Skills:
• Diligent, detail-oriented, and willing to take initiative and handle assignments with minimal supervision.
• Requires the ability to accept and work with differing opinions.
• Cannot be a close-minded developer.
• Must be able to learn on the fly and work in a fast-paced environment.

Expected Base Pay Range (USD)

158,600 - 237,600, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JT2

Skills

PythonPerlLinux

Similar Jobs

30

Principal Design Verification Engineer, HBM

Micron Technology · Richardson, TX,US, US

6 days ago

Principal Design Verification Engineer, HBM

Micron · Richardson, TX, United States of America

6 days ago

Principal Design Verification Systems Integration & Test Lead (Onsite)

RTX · US-AZ-TUCSON-9020 ~ 9020 S Rita Rd ~ BLDG 9020, United States of America · Remote, Onsite

1 week ago

Principal Design Verification Engineer – CPU Coherent Interconnect

Sifive · Santa Clara, CA, United States of America +2

1 week ago

Principal Design Verification Engineer- SerDes/PHY

Asteralabs · San Jose, California, United States +1

1 week ago

Design Verification Principal Engineer

Rambus · Hillsboro, OR, US · Remote, Hybrid, Onsite

2 weeks ago

CPU Design Verification - Principal Engineer

Qualcomm · Bengaluru, KA,IN, IN

3 weeks ago

Senior Principal Design Verification Engineer

Marvell · IN - Bangalore, India

3 weeks ago

Principal Design Verification Engineer – CPU Core Frontend

Sifive · Austin, TX, United States of America +1

1 month ago

Principal Design Verification Engineer – CPU Subsystem Power Management

Sifive · Austin, TX, United States of America +1

1 month ago

Principal Design Verification Engineer – CPU Core Hardware Prefetch

Sifive · Austin, TX, United States of America +1

1 month ago

Principal Design Verification Quality Engineer

Micron · Boise, ID - Main Site, United States of America

1 month ago

Staff/ Principal Design Verification Engineer

Asteralabs · Tel Aviv-Yafo, Tel Aviv District, Israel +2

2 months ago

Principal Design Verification Engineer (Silicon Engineering)

Spacex · Sunnyvale, CA +4

3 months ago

Principal Design Verification Engineer (Silicon Engineering)

Spacex · Austin, TX +4

3 months ago

Principal Design Verification Engineer (Silicon Engineering)

Spacex · Redmond, WA +4

3 months ago

Principal Design Verification Engineer (Silicon Engineering)

Spacex · Irvine, CA +4

3 months ago

Principal Design Verification Quality Engineer

Micron Technology · Boise, ID,US, US

3 months ago

Principal Design Verification Engineer – High Performance CPU Subsystem

Sifive · Austin, TX, United States of America +1

3 months ago

Principal Design Verification Engineer

Marvell · US-NC - Morrisville, United States of America +1

3 months ago

Principal Design Verification Engineer

Asteralabs · San Jose, California, United States

4 months ago

Principal Design Verification Engineer

onsemi · Bangalore, Karnataka, India

5 months ago

Turing Design Verification Principal Manager

Qualcomm · Bengaluru, KA,IN, IN

5 months ago

Principal Engineer- Design Verification

Renesas Electronics · Bengaluru, KA, India

2 weeks ago

Principal Engineer, Design Verification

Marvell · VN - Ho Chi Minh - UOA, Vietnam

3 weeks ago

Principal Engineer - Design Verification

Renesas Electronics · Hyderabad, India

4 weeks ago

Principal Engineer - Design Verification

Renesas Electronics · Hyderabad, TS, India

4 weeks ago

Principal IC Design Verification Engineer

Job Listings · Kanata, Canada

1 month ago

Sr. Principal Digital Design Verification Lead

Northrop Grumman · San Diego, CA,US, US

1 month ago

Sr. Principal Digital Design Verification Lead

Northrop Grumman · CASDRB08, United States of America

1 month ago