Hiring.Camp

Digital ASIC Design Engineer

Draper

·

Yesterday

Salary
$63k – $156k
Location
MA - Cambridge, United States of America
Workplace
Onsite
Type
Full-time
Department
Engineering
Experience
5+ years
Education
PhD
Clearance
Required
Source
Workday

Description

Overview:

Draper is an independent, nonprofit research and development company headquartered in Cambridge, MA. The 2,000+ employees of Draper tackle important national challenges with a promise of delivering successful and usable solutions. From military defense and space exploration to biomedical engineering, lives often depend on the solutions we provide. Our multidisciplinary teams of engineers and scientists work in a collaborative environment that inspires the cross-fertilization of ideas necessary for true innovation. For more information about Draper, visit www.draper.com.

Job Description Summary:

An ASIC Hardware Engineer specifies, designs, verifies, tests, and documents Application-Specific Integrated Circuits. The engineer develops the architecture, designs circuits and/or HDL, performs simulations, verifies and tests designs.

Current Active US Secret Clearance Required.

Job Description:

Duties/Responsibilities


  • Contribute to system-level design
  • Optimize hardware designs for performance, power, and cost
  • Evaluate the hardware feasibility of complex algorithms and requirements
  • Independently contribute to complex chip architectures and designs
  • Independently drive solutions to complex problems - develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt appropriately to changes in requirements
  • Contribute to business development and proposal activities
  • Develop, document, and teach best practices to less experienced engineers
  • Perform other duties as assigned


Skills/Abilities

  • Proficiency in integrated circuit design
  • Understanding of integrated circuits, semiconductors, and general computer architecture
  • Ability to write detailed design specifications
  • Ability to manage small technical teams
  • Excellent verbal and written communication skills
  • Excellent mathematical skills
  • Excellent organizational skills and attention to detail
  • Excellent time management skills with the proven ability to meet deadlines
  • Strong analytical and problem-solving skills
  • Ability to prioritize tasks
  • Demonstrate strong organization, planning, and time management skills to achieve program goals

Education

  • Requires a bachelor's degree in Engineering, or related field. Masters degree preferred.


Experience

  • Requires 5-7 years of experience with a bachelor's degree, or 3-5 years of experience with a master's degree, or 0-2 years of experience with a PhD in ASIC Hardware Engineering or related.

Additional Job Description:

  • Applicants should possess solid skills in front-end digital systems design with experience in design flows from Cadence or Synopsys.
  • Be fluent in SystemVerilog, Verilog or VHDL and familiar with LINT, simulation and synthesis.  
  • Familiarity with architectures for secure systems design, e.g., cryptographic encoders / decoders or tagged processor architectures is a plus.
  • Demonstrated experience with successful tape-outs at advanced nodes is desired. Experience leading and managing design teams is also desired.

Current Active US Secret Clearance Required.


Applicants selected for this position will be required to obtain and maintain a government security clearance.



Connect With Draper for Future Opportunities! If you don't find the right posting in our Career Opportunities, you may submit your resume for future consideration.

Job Location - City:

Cambridge

Job Location - State:

Massachusetts

Job Location - Postal Code:

02139-3563

The US base salary range for this full-time position is

$62,500.00 - $156,000.00

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Union ranges will be in compliance with the collective bargaining agreement's approved rates by location and role. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.  Please note that the compensation details listed in US role postings reflect the base salary only, and does not include bonuses or benefits.

Our work is very important to us, but so is our life outside of work. Draper supports many programs to improve work-life balance including workplace flexibility, employee clubs ranging from photography to yoga, health and finance workshops, off site social events and discounts to local museums and cultural activities. If this specific job opportunity and the chance to work at a nationally renowned R&D innovation company appeals to you, apply now www.draper.com/careers.

Draper is committed to creating an inclusive environment. We understand the value of inclusivity and its impact on a high-performance culture. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, disability, age, sexual orientation, national origin, veteran status, or genetic information. Draper is committed to providing access, equal opportunity, and reasonable accommodation for individuals with disabilities in employment, its services, programs, and activities. To request reasonable accommodation, please contact [email protected].

Skills

Compliance

Similar Jobs

30

SMTS ASIC Digital Design

Global Foundries·Rotterdam, South Holland +1

6d ago

Digital ASIC Design Engineer

AttoTude·Berlin, State of Berlin +4

1w ago

Next-Gen System Cache ASIC Digital Design Engineer

Qualcomm·San Diego, California

1w ago

ASIC Digital Design Technical Leader

Cisco·Carlsbad, California +1·Onsite

2w ago

Engineer II - Digital ASIC Design

Microchip·San Jose, California

3w ago

Engineer II - Digital ASIC Design

Microchiphr·San Jose, California

3w ago

Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer (

Qualcomm·San Diego, California

3w ago

Intern - ASIC Digital Design

Micron·Minneapolis, Minnesota

3w ago

Intern - ASIC Digital Design

Micron Technology·Minneapolis, Minnesota

3w ago

New College Grad - Engineer, ASIC Digital Design

Micron Technology·Minneapolis, Minnesota

4w ago

New College Grad - Engineer, ASIC Digital Design

Micron·Minneapolis, Minnesota

4w ago

Manager ASIC Digital Design

Global Foundries·Wuhan, Hubei

1mo ago

Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm·San Diego, California

1mo ago

Digital ASIC Design Engineer

Qualcomm·San Diego, California

1mo ago

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

Global Foundries·US

2mo ago

PMTS ASIC Digital Design IP ENGINEERING

Global Foundries·US

2mo ago

ASIC Digital Design Expert (f/m/div)

Robert Bosch·Munich, Bavaria·Hybrid

2mo ago

Next-Gen, High-Speed HBM, LPDDR Memory Subsystem ASIC Digital Design Engineer

Qualcomm·San Diego, California

2mo ago

Digital - ASIC Design Automation Engineer

Eliyan·Bay Area, Vancouver or Toronto·Onsite

5mo ago

Principal Digital ASIC Design Engineer

Draper·Cambridge, Massachusetts·Onsite

7mo ago

Digital ASIC/FPGA Design Engineer II - Onsite

RTX·McKinney, Texas·Onsite

1mo ago

Digital ASIC/FPGA Design Engineer I (Onsite)

RTX·McKinney, Texas·Onsite

1mo ago

ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Boeing·New York City, New York +1

1mo ago

ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Boeing·New York City, New York +1

1mo ago

ASIC / FPGA Digital Design Engineer – (Lead or Senior)

Boeing·New York City, New York +1

1mo ago

ASIC / FPGA Digital Design Engineer – (Lead or Senior)

Boeing·New York City, New York +1

1mo ago

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

Cisco·India·Onsite

4mo ago

Senior ASIC Design Engineer – Digital with Analog Basics

Ogaco Gadgets·Vancouver, British Columbia·Onsite

1y+ ago

ASIC Development Engineer Digital IC Design (f/m/div.)

Robert Bosch·Erlangen, Bavaria·Hybrid

1mo ago

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco·India·Onsite

4mo ago