Hiring.Camp

Sr. Layout Engineer

Monolithicpower

·

Aug 28, 2025

Location
Taipei - Taiwan · Hsinchu - Taiwan
Type
Full-time
Department
Engineering
Source
Workday

Description

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

Job Description:

Job Summary:

Layout Engineer will work directly and indirectly with Design / CAD / Layout Manager in development of Mixed-Signal and Analog Integrated Circuits. Individual will perform job professionally and independently. The following are the requirements for this job function.

Essential Functions:

  • Layout Schedule Estimation
  • Device Placement on block level according to matching requirements
  • Block implementations on Top Level
  • Signal matching / sensitive nets shielding technique
  • Pad / ESD rule and routing / connection
  • Database DRC & LVS verifications
  • Chip Tapeout in accordance with company’s Tapeout Procedure
  • Positive Attitude

Qualifications:

  • Layout experience in Analog and/or Mixed-Signal Circuit Design
  • Ability to do chip plan, estimate die size and project schedule
  • Ability to resolve DRC & LVS data verification and tape out chip independently
  • Familiarity with fundamentals of analog processes
  • Experience with Cadence and/or VIRTUOSO tools preferable

    Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

    Similar Jobs

    30

    Senior Layout Engineer)

    Analogdevices·Ireland, Limerick

    2w ago

    Senior Layout Engineer

    Xinyx Semiconductor Design Services Inc·Muntinlupa, Metro Manila

    3mo ago

    Senior Layout Engineer

    Kanadevia Inova·Zürich, ZH

    3mo ago

    Sr. Layout Engineer

    Renesas Electronics·Takasaki, Japan

    3mo ago

    Sr Layout Engineer

    Monolithicpower·Barcelona - Spain

    5mo ago

    Senior Staff Engineer Analog Layout

    Infineon·Penang, MY

    Today

    Senior Engineer, IE Layout

    Micron Technology·Tainan City, TW

    Today

    Senior layout Engineer – DPG Layout

    Micron Technology·Hyderabad, TS

    Today

    Sr. Engineer, Infrastructure PBC Layout

    SiTime·Santa Clara, CA

    2d ago

    Senior/Staff/Principal IC Layout Engineer – Optical Engine Silicon

    Lumilens·Singapore

    4d ago

    Senior Mask Layout Engineer

    Ionq·College Park, Maryland

    4d ago

    Senior PCB Layout Engineer

    Pico Technology·St Neots, Cambridgeshire

    5d ago

    Senior/ Staff Design Automation Engineer, Scribe Layout Design Non-Array

    Micron Technology·Hyderabad, TS

    5d ago

    Senior/ Staff Design Automation Engineer, Scribe Layout Design Non-Array

    Micron·Hyderabad - Phoenix Aquila, India

    5d ago

    Senior PCB Layout Engineer

    Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

    6d ago

    Senior PCB Layout Engineer

    Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

    6d ago

    Senior PCB Layout Engineer

    Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

    6d ago

    Senior Full Chip Layout Engineer

    Nvidia·Yokne'am Illit, IL +1

    1w ago

    Senior Full Chip Layout Engineer

    Nvidia·Israel, Yokneam +1

    1w ago

    Senior Layout Engineer - Containment Block

    Rollsroycesmr·Derby, UK·Hybrid

    1w ago

    Senior Tender Engineer Layout

    Kanadevia Inova·Milano, Lombardia·Hybrid

    1w ago

    Sr. SRAM Layout Design Engineer supporting Nvidia

    Sustainabletalent·Santa Clara, CA·Onsite

    1w ago

    Senior Staff Engineer, Layout Design (Power & Analog ICs)

    Renesas Electronics·Bengaluru, KA

    1w ago

    Senior SoC Physical Layout & Full-Chip Integration Engineer

    Intel·USA - OR - Hillsboro, US +2

    1w ago

    Senior SoC Physical Layout & Full-Chip Integration Engineer

    Intel·USA - OR - Hillsboro, US +2

    1w ago

    Principal / Sr. Principal PCB Layout Design Engineer

    Northrop Grumman·Los Angeles, CA

    2w ago

    Principal / Sr. Principal PCB Layout Design Engineer

    Northrop Grumman·CAWH30, US

    2w ago

    Senior Layout Engineer – Fuelling Block

    Rollsroycesmr·Derby, UK +2·Hybrid

    2w ago

    Senior Mask Layout Design Engineer

    Nvidia·Taiwan, Hsinchu +1·Hybrid

    3w ago

    Senior Mask Layout Design Engineer

    Nvidia·Hsinchu, TW +1·Hybrid

    3w ago