Hiring.Camp

ASIC Engineering Technical Leader

Cisco

·

Today

Location
TWN-ZHUBEI, Taiwan · Taipei, Taiwan
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
5+ years
Education
PhD
Source
Workday

Description

What You'll Do

Our team would define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality. Help define the process, methods, and tools for design and implementation of complex developments

We also develop custom test solutions spanning high power, large dies, and network silicon to cost-sensitive products. 

You will partner with the ASIC Engineering team and OSATs to transfer the SLT test programs from the Cisco to the OSAT production environment.

Meanwhile, you are the first line of defense as the first responder in case of any production issues - hardware or software-related. You will be responsible for the prompt resolution of any test issues and drive OSATs to meet metrics for throughput, yield, cycle time, and uptime. 

Your role will not only ensure that the OSAT capacity ramp plans but also align with the Cisco product roadmap to manage/maintain the production test environment.

So you will closely work with the ASIC Test Development, Automation and Data Solutions team to perform statistical data/yield/correlation analysis to drive SLT optimization. 

 

Who You'll Work With

Collaborate with Silicon design teams as well as several peer groups in Supply Chain & MFG Operations to influence Cisco Silicon One Productization Strategy.

• Drives the definition, architecture and design of high-performance ASICs

• Owns complex or multiple functional areas

• Develops reusable code for future projects

• Creates re-usable code • Debugs at ASIC, SW, HW level

• Works with ASIC and Apps, with limited external scope

 

Who You Are/ R&R Requirement

 

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
  • 5 years of experience with hardware testing of systems based on custom ASICs or SoC products.
  • Experience with Linux/Unix, Python programming, and TCP/IP network configuration. (Must have)
  • Ability to thrive in a multifaceted environment.
  • High level of motivation and energy. 

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 8 years of experience with hardware or semiconductor testing.
  • Experience implementing secure ASIC/SoC manufacturing solutions (e.g., SerDes, provisioning, programming, or product lifecycle management).
  • Experience in C/C++, or Perl.
  • Knowledge of ASIC/SoC boot process or CPU performance testing.
  • Experience with OSAT and operation management

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

PythonPerlLinuxTCP/IP

Similar Jobs

19

ASIC Engineering Technical Leader

Cisco · IND-BANGALORE, India · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan +1 · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan +1 · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan · Hybrid

2 days ago

ASIC Engineering Technical Leader

Cisco · CHE-THALWIL, Switzerland · Hybrid

1 week ago

ASIC Engineering Technical Leader - CDC

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

1 month ago

ASIC Engineering Technical Leader- STA

Cisco · USA-SAN JOSE, United States of America · Onsite

2 months ago

ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

Cisco · IND-BANGALORE, India · Onsite

2 months ago

ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years

Cisco · IND-BANGALORE, India · Onsite

2 months ago

ASIC Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

3 months ago

ASIC Engineering Technical Leader

Cisco · IND-BANGALORE, India +1 · Hybrid

3 months ago

ASIC Engineering Technical Leader- DFT

Cisco · USA-SAN JOSE, United States of America · Hybrid

4 months ago

ASIC Design Engineering Technical Leader

Cisco · ISR-CAESAREA, Israel · Hybrid

5 months ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

1 month ago

ASIC Design Verification Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

2 months ago

ASIC Design Verification Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

4 months ago

Hardware Engineering Senior Technical Leader | SI/PI, ASIC, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore

Cisco · IND-BANGALORE, India · Onsite

3 months ago

Technical Chief of Staff for ASIC Engineering

Asteralabs · San Jose, CA +1

8 months ago

ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)

Cisco · USA-SAN JOSE, United States of America +7 · Remote

1 month ago