Hiring.Camp

ASIC Design Engineering Technical Leader

Cisco

·

Feb 23, 2026

Location
ISR-CAESAREA, Israel
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Lead
Education
Master
Source
Workday

Description

Meet the Team
Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.

Your Impact
  • Write and review micro-architecture specifications

  • Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements

  • Contribute to full chip integration, timing methodology, and analysis

  • Collaborate with verification engineers to resolve bugs and achieve coverage closure

  • Work with the physical design team to close timing and PnR issues

  • Support design methodology evolution and best practices

  • Perform debug, root-cause analysis, and post-silicon validation in the lab


Minimum Qualifications

  • B.Sc./M.Sc. in Electrical Engineering from a top university

  • ​Minimum of 8 years of proven experience in a relevant field

  • RTL design experience

  • Familiarity with UVM and functional verification methodologies


Preferred Qualifications

  • Experience with MATLAB simulations and bit-exact modeling environments

  • Familiarity with mixed-signal systems and environments

  • Knowledge and hands-on experience with Clock Domain Crossing (CDC)

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

MATLAB

Similar Jobs

24

Senior Manager, ASIC Design Engineering

"Cornelis Networks, Inc."

3w ago

ASIC Design Engineering - Multiple function

Qualcomm·Hsinchu, TW +1

1mo ago

Senior Engineer, Physical Design Engineering (ASIC)

Analogdevices·Somerset, NJ +1

2mo ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco·IND-PUNE, India·Onsite

4mo ago

Manager, ASIC Design Engineering (Starshield Satellite Engineering)

Spacex·Hawthorne, CA +1

5mo ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·IND-BANGALORE, India·Onsite

1w ago

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco·IND-BANGALORE, India·Onsite

2mo ago

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

Cisco·IND-PUNE, India·Onsite

4mo ago

ASIC Engineering Analog Design Leader:ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco·IND-BANGALORE, India·Onsite

4mo ago

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

Global Foundries·USA - California - Santa Clara, US

1mo ago

PMTS ASIC Digital Design IP ENGINEERING

Global Foundries·USA - California - Santa Clara, US

1mo ago

FPGA/ASIC Design Engineer (Silicon Engineering)

Spacex·Redmond, WA +2

4mo ago

ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

Cisco·IND-BANGALORE, India·Onsite

4mo ago

ASIC Engineering Technical Leader || Physical Design | Floor Planning | GSP & PD | Exp - 11+ years

Cisco·IND-BANGALORE, India +1·Hybrid

2w ago

ASIC Engineering Intern, Networking Chip Design - 2027

Nvidia·China, Shanghai

1mo ago

ASIC Engineering Intern, Networking Chip Design - 2027

Nvidia·Shanghai, CN

1mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Austin, TX +1

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Irvine, CA +1

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Palo Alto, CA

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Redmond, WA +1

2mo ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex·Austin, TX +3

4mo ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex·Irvine, CA +3

4mo ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex·Sunnyvale, CA +3

4mo ago

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco·IND-PUNE, India·Onsite

4mo ago