Hiring.Camp

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)

Cisco

May 21, 2026

IND-PUNE, IndiaOnsiteFull-timeEngineeringLead

Skills & Technologies

PythonSOC

Ready to apply?

Opens Cisco's career page

Apply Now

Similar Jobs

30

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

IND-PUNE, India

Manager, ASIC Design Engineering (Starshield Satellite Engineering)

Hawthorne, CA +1 more

ASIC Design Engineering Technical Leader

ISR-CAESAREA, Israel

Director of Engineering – ASIC Design

Hyderabad, India

ASIC Design Verification Engineering Technical Leader

USA-SAN JOSE, United States of America

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

IND-PUNE, India

ASIC Engineering Analog Design Leader:ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

IND-BANGALORE, India

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, Bangalore

IND-BANGALORE, India

ASIC Engineering Physical Design Leader

IND-PUNE, India

ASIC Design Verification Engineering Technical Leader

USA-SAN JOSE, United States of America

Principal Engineer, ASIC Development Engineering (Physical Design, PNR, floor plan) 8 to 12 years of experience

Bengaluru, KA, India

Principal Engineer, ASIC Development Engineering (RTL Design)

Bengaluru, KA, India

FPGA/ASIC Design Engineer (Silicon Engineering)

Redmond, WA +2 more

ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

IND-BANGALORE, India

Staff Engineer, ASIC Development Engineering (SOC Design)

Bengaluru, KA, India

Sr. ASIC Design Engineer (Silicon Engineering)

Irvine, CA +1 more

Sr. ASIC Design Engineer (Silicon Engineering)

Sunnyvale, CA +1 more

Sr. ASIC Design Engineer (Silicon Engineering)

Redmond, WA +1 more

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Austin, TX +3 more

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Irvine, CA +3 more

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Sunnyvale, CA +3 more

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Austin, TX +4 more

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Sunnyvale, CA +4 more

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Redmond, WA +4 more

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Irvine, CA +4 more

ASIC Engineering Technical Leader | RTL Design Lead

IND-BANGALORE, India

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Irvine, CA +1 more

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

IND-PUNE, India

Lead ASIC Design Verification Engineer (Starshield Satellite Engineering)

Hawthorne, CA +1 more

Principal Engineer, ASIC Development Engineering (IO and High‑Speed Design)

Bengaluru, KA, India