Hiring.Camp

Package Design Engineer

Job Listings

·

Yesterday

Apply
Location
Nijmegen, Netherlands · Eindhoven
Type
Full-time
Department
Engineering
Education
Master
Source
Workday

Description

The Package Innovation (PI) department is an organization within NXP's Corporate Technology Office that develops advanced semiconductor packaging solutions and next-generation packaging technologies across all NXP product lines. The Package Design team is a centralized global function responsible for package development and package design execution across NXP. This position primarily supports the Networking & Radar (NR) and Automotive Processing & Systems business lines developing advanced driver assistance, radar, Vehicle-to-Everything (V2X), wireless high-frequency connectivity, and infotainment solutions for a full spectrum of radio and amplifiers.


Position Summary

Responsible for all aspects of advanced semiconductor package design for mixed signal, RF, microwave, and mmWave products, including package architecture development, die-package codesign, package layout, design rule compliance, manufacturability and reliability optimization, and technical documentation.


The successful candidate will work closely with BL partners, SoC designers, package engineers, project managers, simulation specialists, assembly sites including OSATs and substrate suppliers to develop package solutions that meet electrical, thermal, mechanical, reliability, manufacturability, and cost objectives.

 

Key Responsibilities

  • Responsible for all aspects of package design from concept through best in class solution with optimal cost, manufacturability, performance and reliability.
  • Utilize various industry standard die / package co-design and layout tools for design.
  • Participate in die/package/PCB codesign activities, supporting critical signal paths, package architecture, floorplanning, bump maps, stackups, and routing implementation.
  • Design and optimize package structures for RF and mmWave applications, including controlled-impedance routing, grounding, shielding, and signal-launch structures.
  • Collaborate with simulation engineers to evaluate electrical performance, SI/PI, EM behavior, and implement design improvements.
  • Support package design reviews, manufacturability assessments, design-rule compliance, and release documentation.
  • Partner with assembly sites, OSATs, substrate suppliers, and cross-functional teams to deliver robust, manufacturable package solutions.
  • Provide technical guidance on package architecture, substrate technologies, assembly processes, and RF package implementation.

Qualifications


  • Bachelor's or Master's degree in Electrical, Mechanical, Materials Engineering, or equivalent.
  • Technical experience in the following areas:
  • Five plus years direct experience designing flip chip and wire-bond substrate-based and WLCSP/FOWLP semiconductor packages.
  • Expert proficiency with Cadence Allegro Package Designer (APD) and AutoCAD required.
  • Experience with die-package-PCB codesign methodologies desired.
  • Knowledge of Power Integrity and Signal Integrity (PISI) and high-speed signal routing, differential pair implementation, return-path management, and impedance-controlled interconnect design a plus.
  • Strong understanding of substrate technologies including design rules as well as Geometric Dimensioning and Tolerancing.
  • Experience with or extensive exposure to primarily analog SoC design prefrred.

 

Personal Attributes


  • Effective written, verbal and presentation communication skills.
  • Strong technical leadership and problem-solving skills.
  • Demonstrated ownership and accountability for technical deliverables.
  • Self-motivated and capable of driving technical execution with minimal supervision.
  • Strong collaboration and teamwork skills in a global engineering environment.

More information about NXP in the Netherlands...

#LI-c856

Skills

AutoCADCompliance

Similar Jobs

30

Package Design Engineer

Broadcom·Singapore-Yishun

1mo ago

Package Design Engineer

Broadcom·US·Remote, Onsite

1mo ago

Package Design Engineer

Broadcom·US·Remote, Onsite

2mo ago

Sr. IC Package Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +1

3d ago

Sr. IC Package Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +1

3d ago

Design Engineer- Package Integration

Cat·Lafayette, Indiana

4d ago

Staff IC Package Design Engineer

Renesas Electronics·Kaohsiung, Takao·Onsite

5d ago

Principal IC Package Design Engineer

"Ethernovia, Inc."·San Jose, California

6d ago

Principal Package Design Engineer

Renesas Electronics·Tempe, Arizona·Onsite

1w ago

ASIC Package Design Engineer

Broadcom·US·Remote, Onsite

1w ago

Sr Staff Package Design Engineer

Renesas Electronics·Bayan Lepas, Penang

1w ago

RF Package Design Engineer, Senior Staff

Qualcomm·San Diego, California

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Shanghai, China

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Suzhou, Jiangsu

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Kaohsiung, Takao

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Taichung, Taiwan

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Taipei, Taiwan

2w ago

(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics·Zhubei, Taiwan

2w ago

Staff Package Design Engineer

Renesas Electronics·Bengaluru, Karnataka·Hybrid

2w ago

Staff Package Design Engineer

Renesas Electronics·Bayan Lepas, Penang

2w ago

Staff Package Design Engineer

Renesas Electronics·Bangkok, Thailand

2w ago

IC Package Design Engineer

Cisco·Israel +1·Hybrid

3w ago

Principal Package Design Engineer

Renesas Electronics·Austin, Texas·Hybrid

1mo ago

Principal Package Design Engineer

Renesas Electronics·San Jose, California·Hybrid

1mo ago

Senior ASIC Package Design Engineer

K2Spacecorporation·Seattle, Washington

1mo ago

Senior ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1mo ago

Principal ASIC Package Design Engineer

K2Spacecorporation·Seattle, Washington

1mo ago

Principal ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1mo ago

Staff Package Design Engineer- experienced in package development of power SiP/module

Renesas Electronics·Zhubei, Taiwan

1mo ago

Staff Package Design Engineer - Cu FSM/BGBM/Bumping 封装设计专家

Renesas Electronics·Suzhou, Jiangsu

1mo ago