Hiring.Camp

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years

Cisco

·

Today

Apply
Location
IND-BANGALORE, India
Workplace
Onsite
Type
Full-time
Department
Engineering
Education
PhD
Source
Workday

Description

Meet The team :


Silicon one group delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world.

Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

Come join us and take part in shaping Cisco's ground-breaking solutions by crafting, developing and testing some of the most sophisticated ASICs being developed in the industry. You will engage in dynamic collaboration with verification engineers, designers, and multi-functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle.


Your Impact :

 

As a Design Verification Engineer specializing in Simulation, you will be responsible for developing and executing verification strategies to ensure the correctness and performance of complex hardware designs. Your primary focus will be on emulation platforms to accelerate verification cycles and improve coverage.


Key Responsibilities:

  • Develop and implement verification plans and test benches using Simulation tools and methodologies.
  • Collaborate with design and validation teams to identify verification requirements and coverage goals.
  • Utilize emulation platforms to run large-scale verification tests and debug design issues.
  • Analyse verification results, identify bugs, and work closely with design engineers to resolve issues.
  • Maintain and enhance verification infrastructure and automation frameworks.
  • Document verification processes, test cases, and results to ensure traceability and reproducibility.
  • Stay current with emerging verification technologies and best practices, particularly in emulation.
  • Mentor junior engineers and contribute to team knowledge sharing.

Minimum Qualifications:

  • Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience
  • Strong experience in Desiverification methodologies using UVM or OVM
  • Relevant experience in design verification with a strong emphasis Test Methodologies
  • Experience into Networking (Ethernet , AXI, AMBA, Pcie etc)

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 


Disclaimer

To ensure that we hire the best talent in the right way, we follow a strict hiring process and recently, Cisco has been made aware of fraudulent recruiters claiming to be from the company. Please be advised that any communication from Cisco about careers will:

  • be in direct response to an application you have submitted through the company career site
  • begin with screening or an interview
  • originate from a Cisco email address, and
  • be conducted across email, phone, or WebEx

 

Cisco will never make a job offer without conducting an interview process or ask you for money in any way. If you have been requested to apply for a role or have received an offer from a site other than https://careers.cisco.com or cisco.wd5.myworkday.com, do not provide any personal identifying information, including your Aadhaar or other personal identifying number, birth certificate, banking information, driver's license, or passport.


If you are the target of a recruiting scam, consider filing a report with your local law enforcement authorities. Cisco bears no responsibility, and cannot be held liable, for any claims, damages, expenses, or other inconvenience resulting from or in any way connected to recruiting scams.


Similar Jobs

30

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Emulation || Exp 7+ years

Cisco·India·Onsite

Today

Senior Engineer-ASIC Design Verification

Micron·Hyderabad, Telangana

Today

Sr ASIC Design Verification Engineer, Low Power AI

Qualcomm·Markham, Ontario

4d ago

ASIC Design Verification Engineer

Broadcom·US

4d ago

ASIC Design Verification Engineer

Cisco·US·Onsite

5d ago

ASIC Design Verification Engineer

Broadcom·US

1w ago

ASIC Design Verification Engineer, Amazon Leo

Amazon

1w ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·Canada

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

ASIC Design Verification Eng II Full Time - United States

Cisco·North Carolina, US +1·Hybrid

1mo ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·India·Onsite

1mo ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago

FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)

Qualcomm·Markham, Ontario

1mo ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm·Santa Clara, California

2mo ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Austin, Texas +4·Remote

2mo ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Austin, Texas +4·Remote

2mo ago

ASIC Design Verification Engineer

Positron·Hybrid·Hybrid

2mo ago

Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm·Markham, Ontario

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Austin, Texas

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Irvine, California

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Palo Alto, California

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Redmond, Washington

3mo ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·Seattle, Washington

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·Seattle, Washington

3mo ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm·Santa Clara, California

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·New York City, New York·Remote

3mo ago

ASIC Design Verification Engineer, Technical Leader

Cisco·US·Onsite

3mo ago