Hiring.Camp

ASIC Design Verification Engineer

Broadcom

·

Today

Location
USA-CA Irvine Alton Parkway Bldg 2, United States of America · USA-MA-Andover-Brickstone Square-Suite 101 · USA-CO Broomfield
Type
Full-time
Department
Engineering
Education
PhD
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud?  Come join this team creating devices that accelerate AI/ML workflows!  This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.


We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM.  You can become a member of an extremely skilled and efficient group of engineers.

This is a rare opportunity to be part of a team that leads products for a new line of devices. The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.


 Skills:  Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other.  Constrained random verification methodologies with experience driving completion via coverage closure.

Preferable to have skills with SV and UVM, well versed in OOP

Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)


Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience


Compensation and Benefits


The annual base salary range for this position is To

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills

PythonPerl

Similar Jobs

30

ASIC Design Verification Engineer

Cisco·US·Onsite

1d ago

ASIC Design Verification Engineer

Broadcom·US

3d ago

ASIC Design Verification Engineer, Amazon Leo

Amazon

6d ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1w ago

ASIC Design Verification Engineer

Cisco·ARM-YEREVAN, Armenia·Onsite

1w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·Canada

2w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

3w ago

ASIC Design Verification Eng II Full Time - United States

Cisco·North Carolina, US +1·Hybrid

3w ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·India·Onsite

4w ago

FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)

Qualcomm·Markham, Ontario

1mo ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm·Santa Clara, California

1mo ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Austin, Texas +4·Remote

2mo ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia·Austin, Texas +4·Remote

2mo ago

ASIC Design Verification Engineer

Positron·Hybrid·Hybrid

2mo ago

Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm·Markham, Ontario

2mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Austin, Texas

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Irvine, California

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Palo Alto, California

3mo ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex·Redmond, Washington

3mo ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·Seattle, Washington

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·Seattle, Washington

3mo ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm·Santa Clara, California

3mo ago

Principal ASIC Design Verification Engineer

K2Spacecorporation·New York City, New York·Remote

3mo ago

ASIC Design Verification Engineer, Technical Leader

Cisco·US·Onsite

3mo ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·New York City, New York·Remote

3mo ago

ASIC Design Verification Engineer

Broadcom·Irvine, California·onsite

4mo ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin·California, US +2·Remote

4mo ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin·California, US +2·Remote

4mo ago

ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco·India·Onsite

5mo ago