Hiring.Camp

ASIC Engineering Lead

Cisco

·

Apr 2, 2026

Apply
Location
ARM-YEREVAN, Armenia
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
8+ years
Education
Master
Source
Workday

Description

Meet the Team

Join Cisco’s CHG Team in Armenia, a team at the forefront of physical design for the globally recognized Silicon One brand. We specialize in chip-level implementation for innovative networking technology, tackling large-scale design challenges with advanced methodologies and best-in-class tools. Our team is a collaborative group of experts dedicated to redefining the boundaries of what is possible in silicon. By driving the physical implementation of high-complexity silicon, we ensure the performance and reliability of the technology that powers tomorrow’s connectivity. This is an exciting opportunity to work on cutting-edge networking chips in a dynamic, global environment.


Your Impact

Lead the end-to-end physical implementation of high-complexity silicon blocks from RTL to tape-out to ensure production-ready design delivery. Apply deep expertise in synthesis, place-and-route, and timing closure to meet stringent performance, power, and area (PPA) goals. Collaborate with global frontend, IP, and CAD teams to resolve complex implementation challenges and ensure seamless system-level integration. Advance physical design methodologies by leading technical investigations and proposing improvements to streamline development flows. Provide technical direction to peers to foster an innovative engineering environment that delivers impactful networking solutions.

Minimum Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Science, or a related field.

  • Minimum of 8 years of experience in ASIC design, physical implementation, and verification.

  • Proven expertise in deep submicron CMOS technologies.

  • Extensive knowledge of the full design cycle from RTL to GDSII.

  • Demonstrated mastery in block-level synthesis, place-and-route, and timing closure.

  • Excellent verbal and written communication skills in English.

Preferred Qualifications

  • Direct experience with EM/IR and ESD analysis, including debugging and solution development.

  • Proficiency in scripting languages such as Tcl, Python, or Shell to improve design flow efficiency.

  • Proven ability to mentor team members and foster a collaborative environment.

  • Experience collaborating with global teams and external vendor partners.

  •  

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

Python

Similar Jobs

27

Senior Custom ASIC Engineering Lead

Broadcom·US

2mo ago

Senior Custom ASIC Engineering Lead

Broadcom·San Jose, California·onsite

4mo ago

Senior Custom ASIC Engineering Lead

Broadcom·San Jose, California·onsite

4mo ago

Leader, ASIC Engineering

Cisco·Taipei, Taiwan +1·Hybrid

3w ago

Leader, ASIC Engineering

Cisco·Taiwan·Hybrid

3mo ago

ASIC Engineering Technical Leader

Cisco·Carlsbad, California +1·Hybrid

3d ago

ASIC Engineering Technical Leader

Cisco·Taiwan·Hybrid

4d ago

ASIC Engineering Technical Leader

Cisco·Ahmedabad, Gujarat +1·Hybrid

5d ago

ASIC Engineering Technical Leader

Cisco·US·Hybrid

3w ago

ASIC Engineering Technical Leader - Emulation

Cisco·US·Onsite

2mo ago

ASIC Engineering Technical Leader

Cisco·India·Hybrid

2mo ago

DFT ASIC Engineering Technical Leader | ATPG | 10 to 14 years | Bangalore

Cisco·India·Hybrid

2mo ago

ASIC Engineering Technical Leader

Cisco·Chennai, Tamil Nadu +1·Hybrid

3mo ago

ASIC Engineering Technical Leader - CDC

Cisco·Austin, Texas +2·Hybrid

4mo ago

ASIC Engineering Technical Leader

Cisco·India·Hybrid

6mo ago

ASIC Engineering Technical Leader

Cisco·US·Onsite

6mo ago

ASIC Engineering Technical Leader

Cisco·ARM-YEREVAN, Armenia·Onsite

6mo ago

2013158 ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco·India·Onsite

3d ago

ASIC DFT Engineering Technical Leader

Cisco·Austin, Texas +2·Hybrid

4d ago

ASIC DFT Engineering Technical Leader | ATPG, SCAN, MBIST, JTAG | 12+ years, Bangalore

Cisco·Hyderabad, Telangana +1·Hybrid

2mo ago

ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years

Cisco·Chennai, Tamil Nadu +2·Hybrid

2mo ago

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco·India·Onsite

3mo ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco·India·Onsite

5mo ago

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

Cisco·India·Onsite

5mo ago

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco·India·Onsite

5mo ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·India·Onsite

1mo ago

ASIC Engineering Analog Design Leader:ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco·India·Onsite

5mo ago