Hiring.Camp

Senior layout Engineer – DPG Layout

Micron Technology

·

Today

Location
Hyderabad, TS,IN, IN
Type
Full-time
Department
Engineering
Seniority
Senior
Experience
6+ years
Education
Bachelor
Source
Eightfold

Description

Req. ID:

JR105996 Senior layout Engineer – DPG Layout

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job Description

Role and Responsibilities

  • Own the development and physical implementation of critical analog, mixed‑signal, and custom digital blocks, including block‑level and full‑chip layout ownership.
  • Lead layout implementation using AI‑assisted and automated workflows, applying copilot‑based assistants, agentic AI flows, and rule‑aware automation to accelerate placement, routing and optimization.
  • Perform and automate layout verification activities, including DRC, LVS, Antenna, Yield, ESD, TOTEM, EM/IR and quality checks.
  • Drive on‑time delivery of blocks and partition‑level layouts with predictable quality and risk prediction/mitigation plans.
  • Develop and deploy AI‑enabled methodologies for Semi-automated floorplanning, parasitic estimation, layout consistency checks and best‑practice enforcement, repetitive layout task elimination via SKILL, Python, TCL or agent‑based flows.
  • Demonstrate technical leadership in planning, area and cycle‑time estimation, delegation and execution.
  • Guide and mentor engineers in Analog layout fundamentals, Automation‑first approach, Design‑for‑quality and design‑for‑yield practices
  • Collaborate closely with Design, CAD, Verification, Reliability, and Program Management teams, clearly communicating technical risks, schedule impacts and any optimization opportunities.
  • Drive continuous improvement by identifying manual bottlenecks and converting them into scalable automated flows.

Job Requirements

  • 6+ years of experience in analog/custom layout design in advanced CMOS technology nodes.
  • Strong expertise in Cadence Virtuoso (VLE/VXL) and Calibre DRC/LVS, with hands‑on ownership of verification closure.
  • Proven experience in layout of critical analog blocks, including but not limited to Temperature sensors, PLLs, ADCs, DACs, LDOs, bandgaps, reference generators, Charge pumps, etc
  • Hands‑on experience with memory layouts, including DRAM, SRAM, CAM, OTP and understanding of array‑to‑periphery integration.
  • Deep understanding of analog layout fundamentals, including Matching and symmetry, EM, latch‑up, coupling, crosstalk, IR‑drop, shielding, guard‑ring strategies, parasitic effects.
  • Strong ability to interpret design intent and constraints and translate them into high‑quality, manufacturable layouts.
  • Proven expertise in defining, developing, and scaling AI‑driven automation and AI‑assisted methodologies for complex layout workflows.
  • Demonstrated problem‑solving skills in physical verification, debug, and layout optimization dedicated to improving yield.

Education

  • B.Tech in Electronics, Electronics & Communication, or VLSI Engineering
  • M.Tech in VLSI Design, Microelectronics, or Electronics Engineering

Job Profile(s):

Semiconductor Design Engineer 3

Relocation level: (TBD)

Before Getting Started

Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:

  • Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
  • If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.

​​​​

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Skills

PythonProgram Management

Similar Jobs

30

Senior Layout Engineer)

Analogdevices·Ireland, Limerick

2w ago

Senior Layout Engineer

Xinyx Semiconductor Design Services Inc·Muntinlupa, Metro Manila

3mo ago

Senior Layout Engineer

Kanadevia Inova·Zürich, ZH

3mo ago

Sr. Layout Engineer

Renesas Electronics·Takasaki, Japan

3mo ago

Sr Layout Engineer

Monolithicpower·Barcelona - Spain

5mo ago

Sr. Layout Engineer

Monolithicpower·Taipei - Taiwan +1

1y+ ago

Senior Staff Engineer Analog Layout

Infineon·Penang, MY

Today

Senior Engineer, IE Layout

Micron Technology·Tainan City, TW

Today

Sr. Engineer, Infrastructure PBC Layout

SiTime·Santa Clara, CA

2d ago

Senior/Staff/Principal IC Layout Engineer – Optical Engine Silicon

Lumilens·Singapore

4d ago

Senior Mask Layout Engineer

Ionq·College Park, Maryland

4d ago

Senior PCB Layout Engineer

Pico Technology·St Neots, Cambridgeshire

5d ago

Senior/ Staff Design Automation Engineer, Scribe Layout Design Non-Array

Micron Technology·Hyderabad, TS

5d ago

Senior/ Staff Design Automation Engineer, Scribe Layout Design Non-Array

Micron·Hyderabad - Phoenix Aquila, India

5d ago

Senior PCB Layout Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

6d ago

Senior PCB Layout Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

6d ago

Senior PCB Layout Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

6d ago

Senior Full Chip Layout Engineer

Nvidia·Yokne'am Illit, IL +1

1w ago

Senior Full Chip Layout Engineer

Nvidia·Israel, Yokneam +1

1w ago

Senior Layout Engineer - Containment Block

Rollsroycesmr·Derby, UK·Hybrid

1w ago

Senior Tender Engineer Layout

Kanadevia Inova·Milano, Lombardia·Hybrid

1w ago

Sr. SRAM Layout Design Engineer supporting Nvidia

Sustainabletalent·Santa Clara, CA·Onsite

1w ago

Senior Staff Engineer, Layout Design (Power & Analog ICs)

Renesas Electronics·Bengaluru, KA

1w ago

Senior SoC Physical Layout & Full-Chip Integration Engineer

Intel·USA - OR - Hillsboro, US +2

1w ago

Senior SoC Physical Layout & Full-Chip Integration Engineer

Intel·USA - OR - Hillsboro, US +2

1w ago

Principal / Sr. Principal PCB Layout Design Engineer

Northrop Grumman·Los Angeles, CA

2w ago

Principal / Sr. Principal PCB Layout Design Engineer

Northrop Grumman·CAWH30, US

2w ago

Senior Layout Engineer – Fuelling Block

Rollsroycesmr·Derby, UK +2·Hybrid

2w ago

Senior Mask Layout Design Engineer

Nvidia·Taiwan, Hsinchu +1·Hybrid

3w ago

Senior Mask Layout Design Engineer

Nvidia·Hsinchu, TW +1·Hybrid

3w ago