Hiring.Camp

ASIC Design Verification Engineer I (Full Time) - United States

Cisco

·

Yesterday

Apply
Salary
$108k – $157k
Location
USA-SAN JOSE, United States of America · RTP, North Carolina, US · Carlsbad, California, US
Workplace
Onsite
Type
Full-time
Department
Engineering
Education
Bachelor
Closing date
Today
Source
Workday

Description

Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.

Applications accepted until further notice.

Meet the Team 

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.  

Your Impact 

As an ASIC Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You will collaborate closely with verification engineers, designers, hardware, and othercross-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up to help guarantee seamless integration and optimal performance of Cisco’s hardware platforms. You will: 

  • Maintaining existing DV environments and enhancing them 

  • Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks 

  • Write test plan, develop test cases, debug regression failures and drive to module verification closure 

  • Ensuring complete verification coverage through implementation and review of code and functional coverage 

Minimum Qualifications 

  • A Bachelor's degree (completed within the past 3 years or expected to be completed within the next 12 months). 

  • Qualifying education and work experience should be in ASIC Design, Design Verification, or a related field. 

  • Qualifying education and work experience should be in ASIC Engineering, Verification or a related field.  

  • Experience with System Verilog and UVM methodology. 

  • Experience with scripting using Perl and/or Python. 

Preferred Qualifications 

  • Experience using UVM and SystemVerilog for ASIC verification and verifying complex blocks and/or clusters within ASICs. 

  • Experience with functional coverage and constrained random DV environments. 

  • Experience in verifying complex blocks, clusters and top level for SoC. 

  • Experience with Veloce/HAPS. 

  • Experience building test benches from scratch, including experience in SystemVerilog constraints, structures, and classes. 

  • Effective verbal and written communication skills. 

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$107,800.00 - $157,400.00

Non-Metro New York state & Washington state:

$94,800.00 - $140,000.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Skills

PythonPerl

Similar Jobs

30

ASIC Design Verification Engineer (Security Group) - Sr Staff

Qualcomm·Santa Clara, California

4d ago

Staff Engineer, ASIC Design Verification

Micron Technology·Hyderabad, Telangana

5d ago

Staff Engineer, ASIC Design Verification

Micron·Hyderabad, Telangana

5d ago

ASIC Design Verification Engineer, Amazon Leo

Amazon

5d ago

ASIC Design Verification Engineer, Amazon Leo

Amazon

5d ago

Senior ASIC Design Verification Engineer

Cisco·US·Onsite

6d ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

1w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

1w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

1w ago

ASIC Design Verification Engineer

Cisco·Taiwan·Hybrid

1w ago

Senior Engineer-ASIC Design Verification

Micron Technology·Hyderabad, Telangana

1w ago

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Emulation || Exp 7+ years

Cisco·India·Onsite

1w ago

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years

Cisco·India·Onsite

1w ago

Senior Engineer-ASIC Design Verification

Micron·Hyderabad, Telangana

1w ago

Sr ASIC Design Verification Engineer, Low Power AI

Qualcomm·Markham, Ontario

1w ago

ASIC Design Verification Engineer

Broadcom·US

1w ago

ASIC Design Verification Engineer

Cisco·US·Onsite

1w ago

ASIC Design Verification Engineer

Broadcom·US

2w ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

2w ago

ASIC Design Verification Engineer

Cisco·ARM-YEREVAN, Armenia·Onsite

3w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·Canada

4w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

1mo ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Austin, Texas +5

1mo ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

1mo ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

1mo ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

1mo ago

ASIC Design Verification Eng II Full Time - United States

Cisco·North Carolina, US +1·Hybrid

1mo ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·India·Onsite

1mo ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago